## General Description

The 844003 is a three differential output LVDS Synthesizer designed to generate Ethernet reference clock frequencies. Using a 31.25 MHz or $26.041666 \mathrm{MHz}, 18 \mathrm{pF}$ parallel resonant crystal, the following frequencies can be generated based on the settings of four frequency select pins (DIV_SEL[A1:A0], DIV_SEL[B1:B0]): 625MHz, $312.5 \mathrm{MHz}, 156.25 \mathrm{MHz}$, and 125MHz. The 844003 has two output banks, Bank A with one differential LVDS output pair and Bank B with two differential LVDS output pairs.

The two banks have their own dedicated frequency select pins and can be independently set for the frequencies mentioned above. The 844003 uses IDT's $3^{\text {rd }}$ generation low phase noise VCO technology and can achieve 1 ps or lower typical rms phase jitter, easily meeting Ethernet jitter requirements. The 844003 is packaged in a small 24-pin TSSOP package.

## Features

- Three LVDS outputs on two banks, A Bank with one LVDS pair and B Bank with two LVDS output pairs
- Using a 31.25 MHz or 26.041666 MHz crystal, the two output banks can be independently set for $625 \mathrm{MHz}, 312.5 \mathrm{MHz}$, 156.25 MHz or 125 MHz
- Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
- VCO range: 560 MHz to 700 MHz
- RMS phase jitter @ 156.25MHz (1.875MHz - 20MHz): 0.63ps (typical)
- 3.3V output supply mode
- $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ambient operating temperature
- Available in lead-free (RoHS 6) packaging


## Block Diagram



## Pin Assignment

| DIV_SELB0 1 | 24 DIV_SELB1 |
| :---: | :---: |
| VCO_SEL[ ${ }^{2}$ | 23 D $\mathrm{V}_{\text {DDo_B }}$ |
| MR ${ }^{3}$ | 22 日QBO |
| $\mathrm{V}_{\text {DDO }} \mathrm{A}^{\text {[ }} 4$ | 21 DnQB0 |
| QAO ${ }^{5}$ | 20 QB1 |
| nQAO ${ }^{6}$ | 19 DnQB1 |
| oeb 7 | 18 万XTAL_SEL |
| OEA-8 | 17-TEST_CLK |
| FB_DIV ${ }^{9}$ | $16 \square X T A L$ _IN |
| $\mathrm{V}_{\text {DDA }} 10$ | 15 -xtal_OUT |
| $\mathrm{V}_{\mathrm{DD}} \mathrm{Cl}_{11}$ | 14 ]GND |
| DIV_SELAO 12 | 13 DIV_SELA1 |
| 84 | 03 |
| 24-Lea | TSSOP |
| $4.40 \mathrm{~mm} \times 7.8 \mathrm{~mm} \times 0.92 \mathrm{~mm}$ package body |  |
| G Package |  |
| Top View |  |

## Pin Description and Pin Characteristic Tables

Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | DIV_SELB0 | Input | Pulldown | Division select pin for Bank B. LVCMOS/LVTTL interface levels. See Table 3C. |
| 2 | VCO_SEL | Input | Pullup | VCO select pin. When Low, the PLL is bypassed and the crystal reference or TEST_CLK (depending on XTAL_SEL setting) are passed directly to the output dividers. Has an internal pullup resistor so the PLL is not bypassed by default. LVCMOS/LVTTL interface levels. |
| 3 | MR | Input | Pulldown | Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. Has an internal pulldown resistor so the power-up default state of outputs and dividers are enabled. LVCMOS/LVTTL interface levels. |
| 4 | $\mathrm{V}_{\text {DDO_A }}$ | Power |  | Output supply pin for Bank A outputs. |
| 5 | QAO | Output |  | Differential output pair. LVDS interface levels. |
| 6 | nQA0 | Output |  | Differential output pair. LVDS interface levels. |
| 7 | OEB | Input | Pullup | Output enable Bank B. Active High outputs are enable. When logic HIGH, the output pairs on Bank B are enabled. When logic LOW, the output pairs are in a high impedance state. Has an internal pullup resistor so the default power-up state of outputs are enabled. LVCMOS/LVTTL interface levels. See Table 3F. |
| 8 | OEA | Input | Pullup | Output enable Bank A. Active High output enable. When logic HIGH, the output pair in Bank A is enabled. When logic LOW, the output pair is in a high impedance state. Has an internal pullup resistor so the default power-up state of output is enabled. LVCMOS/LVTTL interface levels. See Table 3E. |
| 9 | FB_DIV | Input | Pulldown | Feedback divide select. When Low (default), the feedback divider is set for $\div 20$. When HIGH, the feedback divider is set for $\div 24$. See Table 3D LVCMOS/LVTTL interface levels. |
| 10 | $\mathrm{V}_{\text {DDA }}$ | Power |  | Analog supply pin. |
| 11 | $V_{D D}$ | Power |  | Core supply pin. |
| 12 | DIV_SELAO | Input | Pullup | Division select pin for Bank A. LVCMOS/LVTTL interface levels. See Table 3C. |
| 13 | DIV_SELA1 | Input | Pulldown | Division select pin for Bank A. LVCMOS/LVTTL interface levels. See Table 3C. |
| 14 | GND | Power |  | Power supply ground. |
| 15 | XTAL_OUT | Output |  | Parallel resonant crystal interface. XTAL_OUT is the output. |
| 16 | XTAL_IN | Input |  | Parallel resonant crystal interface. XTAL_IN is the input. XTAL_IN is also the overdrive pin if you want to overdrive the crystal circuit with a single-ended reference clock. |
| 17 | TEST_CLK | Input | Pulldown | Single-ended reference clock input. Has an internal pulldown resistor to pull to low state by default. Can leave floating if using the crystal interface. LVCMOS/LVTTL interface levels. |
| 18 | XTAL_SEL | Input | Pullup | Crystal select pin. Selects between the single-ended TEST_CLK or crystal interface. Has an internal pullup resistor so the crystal interface is selected by default. LVCMOS/LVTTL interface levels. |
| 19 | nQB1 | Output |  | Differential output pair. LVDS interface levels. |
| 20 | QB1 | Output |  | Differential output pair. LVDS interface levels. |


| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :--- |
| 21 | nQB0 | Output |  | Differential output pair. LVDS interface levels. |
| 22 | QB0 | Output |  | Differential output pair. LVDS interface levels. |
| 23 | VDDO_B $^{21}$ | Power |  | Output supply pin for Bank B outputs. |
| 24 | DIV_SELB1 | Input | Pullup | Division select pin for Bank B. LVCMOS/LVTTL interface levels. See Table 3C. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input <br> Capacitance | LVCMOS/ <br> LVTTL Inputs |  |  | 4 |  |
| R PULLDOWN | Input Pulldown Resistor |  |  | 51 |  |  |
| $R_{\text {PULLUP }}$ | Input Pullup Resistor |  |  | 51 |  | $\mathrm{k} \Omega$ |

## Function Tables

Table 3A. Bank A Frequency Table

| Inputs |  |  |  | Feedback Divider | Bank A <br> Output <br> Divider | M/N Multiplicatio n Factor | QAO, nQAO Output Frequency (MHz) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal Frequency (MHz) | DIV_SELA1 | DIV_SELAO | FB_DIV |  |  |  |  |
| 31.25 | 0 | 0 | 0 | 20 | 1 | 20 | 625 |
| 31.25 | 0 | 1 | 0 | 20 | 2 | 10 | 312.5 |
| 31.25 | 1 | 0 | 0 | 20 | 4 | 5 | 156.25 |
| 31.25 | 1 | 1 | 0 | 20 | 5 | 4 | 125 |
| 26.041666 | 0 | 0 | 1 | 24 | 1 | 24 | 625 |
| 26.041666 | 0 | 1 | 1 | 24 | 2 | 12 | 312.5 |
| 26.041666 | 1 | 0 | 1 | 24 | 4 | 6 | 156.25 |
| 26.041666 | 1 | 1 | 1 | 24 | 5 | 4.8 | 125 |

Table 3B. Bank B Frequency Table

| Inputs |  |  |  | Bank B <br> Crystal <br> Frequency (MHz) | DIV_SELB1 | DIV_SELB0 | FB_DIV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | | M/N <br> Divider |
| :---: |
| 31.25 |

Table 3C. Output Bank Configuration Select Function Table

| Inputs |  | Outputs | Inputs |  | Outputs |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIV_SELA1 | DIV_SELAO | QA | DIV_SELB1 | DIV_SELB0 | QB |
| 0 | 0 | $\div 1$ | 0 | 0 | $\div 1$ |
| 0 | 1 | $\div 2$ | 0 | 1 | $\div 2$ |
| 1 | 0 | $\div 4$ | 1 | 0 | $\div 4$ |
| 1 | 1 | $\div 5$ | 1 | 1 | $\div 5$ |

Table 3D. Feedback Divider Configuration Select Function Table

| Inputs |  |
| :---: | :---: |
| FB_DIV | Feedback Divide |
| 0 | $\div 20$ |
| 1 | $\div 24$ |

Table 3E. OEA Select Function Table

| Inputs | Outputs |  |
| :---: | :---: | :---: |
| OEA | QAO | nQA0 |
| 0 | High-Impedance | High-Impedance |
| 1 | Active | Active |

Table 3F. OEB Select Function Table

| Inputs | Outputs |  |
| :---: | :---: | :---: |
| OEB | QB[1:0] | nQB[1:0] |
| 0 | High-Impedance | High-Impedance |
| 1 | Active | Active |

## Absolute Maximum Ratings

Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$
Inputs, $\mathrm{V}_{\mathrm{I}}$
Outputs, $\mathrm{I}_{\mathrm{O}}$
Continuous Current
Surge Current
Package Thermal Impedance, $\theta_{\mathrm{JA}}$
Storage Temperature, $\mathrm{T}_{\text {STG }}$
4.6 V
-0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$

10 mA
15 mA
$78^{\circ} \mathrm{C} / \mathrm{W}$ ( $1 \mathrm{~m} / \mathrm{s}$ airflow) $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the $D C$ Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {DDO_A }}=\mathrm{V}_{\text {DDO_B }}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DD }}$ | Core Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{~V}_{\text {DDA }}$ | Analog Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{~V}_{\text {DDO_A }, ~}$ | Output Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{I}_{\text {DD }}$ | Power Supply Current |  |  | 99 | mA |  |
| $\mathrm{I}_{\text {DDA }}$ | Analog Supply Current |  |  | 10 | mA |  |
| IDDO_A <br> $I_{\text {DDO_B }}$ | Output Supply Current |  | 52 | mA |  |  |

Table 4B. LVCMOS / LVTTL DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}{ }^{\prime}=\mathrm{V}_{\mathrm{DDO} \_}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  | 2 |  | $V_{D D}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | -0.3 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input High Current | TEST_CLK, MR, FB_DIV, DIV_SELA1, DIV_SELB0 | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=3.465 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{A}$ |
|  |  | DIV_SELB1, DIV_SELAO, VCO_SEL, XTAL_SEL, OEA, OEB | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=3.465 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Current | TEST_CLK, MR, FB_DIV, DIV_SELA1, DIV_SELBO | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |
|  |  | DIV_SELB1, <br> DIV_SELAO, <br> VCO_SEL, <br> XTAL_SEL, <br> OEA, OEB | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |

Table 4C. LVDS DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO} \text { _A }}=\mathrm{V}_{\mathrm{DDO}} \mathrm{B}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OD}}$ | Differential Output Voltage |  |  | 350 |  | mV |
| $\Delta \mathrm{V}_{\mathrm{OD}}$ | $\mathrm{V}_{\text {OD }}$ Magnitude Change |  |  | 0 | 50 | mV |
| $\mathrm{V}_{\text {OS }}$ | Offset Voltage |  | 1.4 |  | V |  |
| $\Delta \mathrm{~V}_{\text {OS }}$ | $\mathrm{V}_{\text {OS }}$ Magnitude Change |  |  | 0 | 50 | mV |

Table 5. Crystal Characteristics

| Parameter | Test Conditions | Minimum | Typical | Maximum | Units |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Mode of Oscillation | FB_DIV $=\div 20$ |  | Fundamental |  |  |  |
| Frequency | FB_DIV $=\div 24$ |  | 28 |  | 35 | MHz |
|  |  | 23.33 |  | 29.16 | MHz |  |
| Equivalent Series Resistance (ESR) |  |  |  | 50 | $\Omega$ |  |
| Shunt Capacitance |  |  |  | 7 | pF |  |
| Drive Level |  |  |  | 1 | mW |  |

NOTE: Validated using an 18pF parallel resonant crystal

## AC Electrical Characteristics

Table 6. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}-\mathrm{A}}=\mathrm{V}_{\mathrm{DDO} \_}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fout | Output Frequency Range | Output Divider $=\div 1$ | 560 |  | 700 | MHz |
|  |  | Output Divider $=\div 2$ | 280 |  | 350 | MHz |
|  |  | Output Divider $=\div 4$ | 140 |  | 175 | MHz |
|  |  | Output Divider $=\div 5$ | 112 |  | 140 | MHz |
| tsk(b) | Bank Skew, NOTE 1 |  |  | 3 |  | ps |
| tsk(0) | Output Skew, NOTE 2, 4 | Outputs @ Same Frequency |  | 15 |  | ps |
|  |  | Outputs @ Different Frequencies |  | 30 |  | ps |
| tijit(Ø) | RMS Phase Jitter (Random); NOTE 3 | $625 \mathrm{MHz}(1.875 \mathrm{MHz}-20 \mathrm{MHz})$ |  | 0.55 |  | ps |
|  |  | $312.5 \mathrm{MHz}(1.875 \mathrm{MHz}-20 \mathrm{MHz})$ |  | 0.59 |  | ps |
|  |  | $\begin{gathered} 156.25 \mathrm{MHz}(1.875 \mathrm{MHz}- \\ 20 \mathrm{MHz}) \end{gathered}$ |  | 0.63 |  | ps |
|  |  | $125 \mathrm{MHz}(1.875 \mathrm{MHz}-20 \mathrm{MHz})$ |  | 0.64 |  | ps |
| $t_{R} / t_{F}$ | Output Rise/Fall Time | 20\% to 80\% |  | 325 |  | ps |
| odc | Output Duty Cycle |  |  | 50 |  | \% |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE 1: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.
NOTE 2: Defined as skew between outputs at the same supply voltages and with equal load conditions. Measured at the output differential crosspoints.
NOTE 3: Please refer to the Phase Noise Plot.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

## Typical Phase Noise at $\mathbf{1 5 6 . 2 5 M H z}$



## Applications Information

## Recommendations for Unused Input and Output Pins

## Inputs:

## Crystal Input:

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1 \mathrm{k} \Omega$ resistor can be tied from XTAL_IN to ground.

## TEST_CLK Input:

For applications not requiring the use of the test clock, it can be left floating. Though not required, but for additional protection, a $1 \mathrm{k} \Omega$ resistor can be tied from the TEST_CLK to ground.

## LVCMOS Control Pins:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used.

## Outputs:

## LVDS

All unused LVDS output pairs can be either left floating or terminated with $100 \Omega$ across. If they are left floating, we recommend that there is no trace attached.

## Overdriving the XTAL Interface

The XTAL_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL_OUT pin can be left floating. The amplitude of the input signal should be between 500 mV and 1.8 V and the slew rate should not be less than $0.2 \mathrm{~V} / \mathrm{nS}$. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. Figure $1 A$ shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver ( Ro ) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This
can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most $50 \Omega$ applications, R1 and R2 can be $100 \Omega$. This can also be accomplished by removing R1 and changing R2 to $50 \Omega$. The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. Figure $1 B$ shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.


Figure 1A. General Diagram for LVCMOS Driver to XTAL Input Interface


Figure 1B. General Diagram for LVPECL Driver to XTAL Input Interface

## LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance $\left(Z_{T}\right)$ is between $90 \Omega$ and $132 \Omega$. The actual value should be selected to match the differential impedance $\left(Z_{0}\right)$ of your transmission line. A typical point-to-point LVDS design uses a $100 \Omega$ parallel resistor at the receiver and a $100 \Omega$ differential transmis-sion-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard termination schematic as
shown in Figure $2 A$ can be used with either type of output structure. Figure $2 B$, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50 pF . If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.


LVDS Termination

## Schematic Layout

Figure 3 shows an example 844003 application schematic. The schematic example focuses on functional connections and is not configuration specific with the exception of the selection of the 31.25 MHz crystal frequency. This decision requires that FB_DIV $=0$. If a 26.041666 MHz crystal had been selected, then FB_DIV $=1$. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set. Input and output terminations shown are intended as examples only and may not represent the exact user configuration.

In this example an 18pF parallel resonant 31.25 MHz crystal is used with load caps C4 $=\mathrm{C} 5=22 \mathrm{pF}$. The load caps shown were used to tune the IDT device characterization board and are recommended for frequency accuracy, but these may be adjusted for different board layouts. Crystals with different load capacities may be used, but the load capacitors will have to be changed accordingly. If different crystal types are used, please consult IDT for recommendations.

The schematic example shows two different LVDS output terminations; the standard termination $100 \Omega$ shunt termination for an LVDS compliant receiver and an ac coupled termination for a non- LVDS differential receiver. The ac coupled termination requires that the designer select the values of R4 and R5 in order to center the LVDS swing within the common mode range of the receiver. In addition the designer must make sure that the target receiver will operate reliably with the LVDS swing, which is reduced relative to other logic families such as HCSL or LVPECL.

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 844003 provides separate $V_{D D}, V_{D D A}, V_{D D O \_A}$ and $V_{D D O \_B}$ pins to isolate any high speed switching noise at the outputs from coupling into the internal PLL.

In order to achieve the best possible filtering, it is highly recommended that the $0.1 \mu \mathrm{~F}$ capacitors be placed on the 844003 side of the PCB as close to the power pins as possible. This is represented by the placement of these capacitors in the schematic. If space is limited, the ferrite beads, 10 uf capacitors and the 0.1 uF capacitors connected directly to 3.3 V can be placed on the opposite side of the PCB. If space permits, place all filter components on the device side of the board.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10 kHz . If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.


Figure 3. 844003 Application Schematic

## Power Considerations

This section provides information on power dissipation and junction temperature for the 844003.
Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the 844003 is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+5 \%=3.465 \mathrm{~V}$, which gives worst case results.

Total Power_MAX $=V_{\text {DD_MAX }}{ }^{*}\left(I_{\text {DD_MAX }}+I_{\text {DDA_MAX }}+I_{\text {DDO_MAX }}\right)=3.465 \mathrm{~V} * 199 \mathrm{~mA}=689.5 \mathrm{~mW}$

## 2. Junction Temperature.

Junction temperature, Tj , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature is $125^{\circ} \mathrm{C}$.

The equation for Tj is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
$\mathrm{Tj}=$ Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming $1 \mathrm{~m} / \mathrm{s}$ air flow and a multi-layer board, the appropriate value is $78^{\circ} \mathrm{C} / \mathrm{W}$ per Table 7 below.

Therefore, Tj for an ambient temperature of $70^{\circ} \mathrm{C}$ with all outputs switching is:
$70^{\circ} \mathrm{C}+0.690 \mathrm{~W} * 78^{\circ} \mathrm{C} / \mathrm{W}=123.8^{\circ} \mathrm{C}$. This is below the limit of $125^{\circ} \mathrm{C}$.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

Table 7. Thermal Resistance $\theta_{\mathrm{JA}}$ for 24-lead TSSOP Package

| $\theta_{\text {JA }}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $82.3^{\circ} \mathrm{C} / \mathrm{W}$ | $78.0^{\circ} \mathrm{C} / \mathrm{W}$ | $75.9^{\circ} \mathrm{C} / \mathrm{W}$ |

## Reliability Information

Table 8. $\theta_{\mathrm{JA}}$ vs. Air Flow Table for a 24-lead TSSOP

| $\theta_{\mathrm{JA}}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $82.3^{\circ} \mathrm{C} / \mathrm{W}$ | $78.0^{\circ} \mathrm{C} / \mathrm{W}$ | $75.9^{\circ} \mathrm{C} / \mathrm{W}$ |

## Transistor Count

The transistor count for 844003 is: 3394

## Package Outline and Dimensions

## Package Outline - G Suffix for 24 Lead TSSOP



Table 9. Package Dimensions

| All Dimensions in Millimeters |  |  |
| :---: | :---: | :---: |
| Symbol | Minimum | Maximum |
| N | 24 |  |
| A |  | 1.20 |
| A1 | 0.05 | 0.15 |
| A2 | 0.80 | 1.05 |
| b | 0.19 | 0.30 |
| c | 0.09 | 0.20 |
| D | 7.70 | 7.90 |
| E | 6.40 Basic |  |
| E1 | 4.30 | 4.50 |
| e | 0.65 Basic |  |
| L | 0.45 | 0.75 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ |
| aaa |  | 0.10 |

Reference Document: JEDEC Publication 95, MO-153

## Ordering Information

Table 10. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :--- | :---: | :---: | :---: | :---: |
| $844003 A G L F$ | ICS844003AGLF | 24 Lead TSSOP, Lead-Free | Tube | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| 844003AGLFT | ICS844003AGLF | 24 Lead TSSOP, Lead-Free | Tape \& Reel | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

Corporate Headquarters
6024 Silver Creek Valley Road

## Sales

1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com

Tech Support
email: clocks@idt.com



 document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.
 expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.


 circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.
 names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2016 Integrated Device Technology, Inc. All rights reserved.

